ASIC Design Verification Engineer

16 hours ago


Singapore TetraMem INC Full time

Collaborate with design engineers and architects to define, document and implement detailed test plans for the SoC design verification Build and maintain infrastructure/environment for automation verification of SoC architecture, function and performance Develop reusable testbench, constrained-random/directed test cases, and verification associated behavioral modules for both block levels and system levels Develop regression strategy, methodology and tools(scripts). Define and measure the function coverage. Close verification holes for design releases and tape-out Work with design engineers to debug and identify root causes of simulation failure Support test engineers for post-silicon validation Mentor and coach junior engineers. Drive verification efficiency Qualifications MS with 8+ years of relevant experience or PhD (with 3+ years of experience) in Electrical Engineering, Computer Engineering, Computer Science or related degree In depth knowledge of UVM/OVM, Semiformal Verification, assertion-based verification as well as hardware and software co-verification methodology Extensive experience of building verification infrastructure, test planning, coverage closure, testbench and test cases development for function/performance verification Proficient experience with Verilog, System Verilog, Python/Perl/TCL/Shell scripting, C/C++, System C and industry mainstream ISAs assembly coding Familiarity with MIPI, AMBA (APB/AHB/AXI) bus protocol, RISC-V/ARM or DSP core Experience in verifying designs at both RTL level and post-P&R gate level Ability to work in a startup environment, and to work both independently and as a team player with the ability to provide technical leadership to other members of the engineering team Experience in one or more of the following areas considered a strong plus: Working knowledge of AI/ML Computing, GPU, ISP architectures and accelerators Experience in verifying mix-signal design and interface of digital and analog Experience of design verification for high-speed IO such as PCIE and DDR Additional Information All your information will be kept confidential according to EEO guidelines. #J-18808-Ljbffr



  • Singapore ETHOS SEARCH ASSOCIATES PTE. LTD. Full time

    **This will be a permanent position based in Jurong East **Scope of Work** - Produce detailed module level and SoC level testplans - Create ASIC verification environment (stimulus, checkers, assertions, monitors and scoreboards). - Produce directed and constrain-random verification functional tests - Run simulation using EDA tools to verify functional spec...


  • Singapore BITSILICA PTE. LTD. Full time

    **Design Verification Engineer** Experience : 4+ Years Salary Range :SGD 6500-8500 **Skills Required**: FPGA SoC Verification Skills ASIC SoC Verification Skills System Verilog and UVM Skills Automation Skills. IP Verification Skills Low power UPF based verification skills **Technical Expertise** Languages :Verilog, System Verilog, C,...


  • Central Singapore Qualcomm Full time

    **Company**: Qualcomm Global Trading Pte. Ltd. **Job Area**: Engineering Group, Engineering Group > ASICS Engineering **General Summary**: As a leading technology innovator, Qualcomm pushes the boundaries of what's possible to enable next-generation experiences and drives communication and data processing transformation to help create a smarter, connected...


  • Singapore UNI CONNECT PTE LTD Full time

    Bachelor/Master Degree in EEE/Computer/IC design - 2-4 years verification experiences - IC/ASIC design verification experience on SOC, Ethernet, PCIe, DDR, USB, ARM CPU - Experience and debugging ability on SystemVerilog/UVM - Skilled in Synopsys/Cadence/Mentor Simulator and debugging flow - Experience on Low Power and formal verification is a plus - UNIX...


  • Venture Dr, Singapore TetraMem Full time

    Job DescriptionCollaborate with design engineers and architects to define, document and implement detailed test plans for the SoC design verificationBuild and maintain infrastructure/environment for automation verification of SoC architecture, function and performanceDevelop reusable testbench, constrained-random/directed test cases, and verification...


  • Singapore Recruit Expert Full time

    **Responsibilities**: - Work closely with design engineers and architects to define, document and implement detailed test plans for the SoC design verification. - Create and maintain infrastructure/environment for automation verification of SoC architecture, function and performance. - Build reusable testbench, constrained-random/directed test cases, and...


  • Singapore TetraMem INC Full time

    RTL design, simulation, and verification for TetraMem ASIC / SoC products IP integration and validation Understand internal and external requirements, PPA study, RTL coding, implementation, and work with backend team Develop reusable internal IPs for AI and/or in-memory computing products Support Post-Si testing and validation Mentor and coach junior...

  • Engineer, Staff

    2 weeks ago


    Singapore Qcom Full time

    Company: Qualcomm Global Trading Pte. Ltd. Job Area: Engineering Group, Engineering Group > ASICS Engineering Qualcomm Overview: Qualcomm is a company of inventors that unlocked 5G ushering in an age of rapid acceleration in connectivity and new possibilities that will transform industries, create jobs, and enrich lives. But this is just the beginning. It...


  • Singapore, R, Uni Connect Full time

    As design verification engineer, you would be part of a passionate verification team that is constantly pushing the limits – developing and deploying state -of -the -art verification methodologies in ever -increasing design complexities, from UVM, C/C++ co -simulation, system emulation to mixed -mode simulation & formal verification. The goal is simple –...


  • Singapore OmniVision Technologies Singapore Pte. Full time

    DescriptionAs a Design Verification Manager, you are expected to carry out the following responsibilities.Be in-charge of a passionate verification team that is constantly pushing the limits developing and deploying state-of-the-art verification methodologies in ever-increasing design complexities, from UVM, C/C++ co-simulation, system emulation to...