IC Verification Engineer

1 week ago


Singapore ALLCAN INTERNATIONAL PTE. LTD. Full time

Key Responsibilities: • Develop and implement comprehensive verification plans for IP and SoC levels. • Architect and build reusable testbenches and verification environments using UVM (Universal Verification Methodology). • Create directed and constrained-random tests to identify design bugs. • Develop functional coverage and assertion checks to ensure verification completeness. • Analyze simulation results, debug test failures, and work with design teams to resolve issues. • Automate verification flows and regressions using scripting languages. • Support emulation and FPGA prototyping efforts. Qualifications and Skills: • Bachelor's or Master's degree in Electrical/Electronics Engineering, Computer Science, or a related field. • Solid experience in functional verification of ASICs/SoCs. • Strong proficiency in SystemVerilog and UVM methodology. • Experience with verification tools and simulators (e.g., VCS, Xcelium, Questa). • Programming and scripting skills (e.g., C/C++, Python, Perl, TCL) are highly desirable. • Knowledge of formal verification techniques is a plus. • Strong analytical and debug skills with a keen attention to detail. • Ability to work effectively in a collaborative, cross-functional team.


  • Senior Engineer

    15 hours ago


    Singapore FUTURE TECHNOLOGY DEVICES INTERNATIONAL LIMITED Singapore Branch Full time

    Roles & Responsibilities Digital IC Design Verification Perform front-end verification using UVM methodology Work with Systems and Software engineers on FPGA verification Lead DFT related activities - Scan Insertion, ATPG, Pattern Validation Work with test team in debugging production test issues Help debug & correct any functional issues found in taped-out...


  • Singapore Future Technology Devices International Limited Full time

    **Department**: IC Design & Development - **Reporting To**: Manager - IC Design & Development - **Location**: Singapore - **Position Summary**: **Key Responsibilities** Digital IC Design Verification - Perform front-end verification using UVM methodology - Work with Systems and Software engineers on FPGA verification - Lead DFT related activities - Scan...


  • Singapore ETHOS TECH ONE PTE. LTD. Full time

    Job Descriptions Develop and Review Test Plan based on IC design specification Develop constrained-Random verification environment for complex DUT Develop/Modify Testbenches and test programmes using UVM-SV for Pre-Silicon IP/ICs/SOCs and ensure product meet their performance Implement coverage matrix using cover point and assertion Create and debug tests...


  • Singapore ETHOS SEARCH ASSOCIATES PTE. LTD. Full time

    Job Descriptions Develop and Review Test Plan based on IC design specification Develop constrained-Random verification environment for complex DUT Develop/Modify Testbenches and test programmes using UVM-SV for Pre-Silicon IP/ICs/SOCs and ensure product meet their performance Implement coverage matrix using cover point and assertion Create and debug tests...


  • Singapore ETHOS SEARCH ASSOCIATES PTE. LTD. Full time

    Job Descriptions Develop and Review Test Plan based on IC design specification Develop constrained-Random verification environment for complex DUT Develop/Modify Testbenches and test programmes using UVM-SV for Pre-Silicon IP/ICs/SOCs and ensure product meet their performance Implement coverage matrix using cover point and assertion Create and debug tests...


  • Singapore Supremicro technologies PTE.LTD Full time

    Job Responsibilities - Responsible for setting up the verification plan - Responsible for setting up the module and SoC verification platform - Responsible for designing test cases according to the test plan - Responsible for checking the function and code coverage - Participate in FPGA prototype verification - Participate in firmware problems debug Job...


  • Singapore TETRAMEM SINGAPORE PTE. LTD. Full time

    **Responsibilities**: - Develop and implement mixed-signal verification and coverage plans for complex IC designs based on design architecture and specifications - Design and develop verification testbenches using industry-standard verification languages and methodologies - Write and execute test cases to verify mixed-signal circuits for functionality,...


  • Singapore Future Technology Devices International Ltd. Full time

    Department: IC Design & Development Position Summary: Key Responsibilities Perform front-end verification using UVM methodology Work with Systems and Software engineers on FPGA verification Lead DFT related activities – Scan Insertion, ATPG, Pattern Validation Work with test team in debugging production test issues Help debug & correct any functional...


  • Singapore ETHOS SEARCH ASSOCIATES PTE. LTD. Full time

    **Job Descriptions** - Develop and Review Test Plan based on IC design specification - Develop constrained-Random verification environment for complex DUT - Develop/Modify Testbenches using UVM/SystemVerilog for Pre-Silion IP or SOCs - Implement coverage matrix using cover point and assertion - Create and debug tests for DUT - Resolve bugs with remote...

  • IC R&D Engineer

    1 week ago


    Singapore AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITED Full time

    The candidate will be involved in IC product development and verification which could include one or more of the following areas: Analog circuit design from architecture to transistor level, post extraction verification and design modifications to meet requirements Digital logic design, verilog coding, logic synthesis, both RTL and gate level verification,...