IC Verification Engineer

6 days ago


Singapore XG TECH PTE Full time

Base pay range
Additional compensation types
Annual Bonus and RSUs
Key Responsibilities:
Develop and implement comprehensive verification plans for IP and SoC levels.
Architect and build reusable testbenches and verification environments using UVM (Universal Verification Methodology).
Create directed and constrained-random tests to identify design bugs.
Develop functional coverage and assertion checks to ensure verification completeness.
Analyze simulation results, debug test failures, and work with design teams to resolve issues.
Automate verification flows and regressions using scripting languages.
Support emulation and FPGA prototyping efforts.
Qualifications and Skills:
Bachelor's or Master's degree in Electrical/Electronics Engineering, Computer Science, or a related field.
Solid experience in functional verification of ASICs/SoCs.
Strong proficiency in SystemVerilog and UVM methodology.
Experience with verification tools and simulators (e.g., VCS, Xcelium, Questa).
Programming and scripting skills (e.g., C/C++, Python, Perl, TCL) are highly desirable.
Knowledge of formal verification techniques is a plus.
Strong analytical and debug skills with a keen attention to detail.
Ability to work effectively in a collaborative, cross-functional team.
Seniority level
Entry level
Employment type
Full-time
Job function
Quality Assurance
Industries
Computers and Electronics Manufacturing
#J-18808-Ljbffr



  • Singapore beBeeVerification Full time

    IC Design Verification Expert This role plays a crucial part in the development of electronic devices. We are seeking an experienced IC Design Verification Specialist to join our team. Main Responsibilities: Lead digital IC design verification using UVM methodology to ensure integrity. Collaborate with Systems and Software engineers on FPGA...


  • Singapore beBeeVerification Full time $120,000 - $150,000

    Job Opportunity: Senior IC Design Verification ExpertJob OverviewThis position involves leading front-end verification using the UVM methodology and collaborating with Systems and Software engineers on FPGA verification.


  • Singapore beBeeVerification Full time $150,000 - $200,000

    Technical Leadership RoleJob Title: Technical ManagerThis high-impact leadership position is ideal for experienced professionals with a strong background in SoC and IP-level verification. We seek candidates who can develop and implement comprehensive verification environments, leveraging their expertise in UVM, SystemVerilog, Verilog, and SystemC.Key...


  • Singapore beBeeVerification Full time $80,000 - $120,000

    Job Title:Digital IC Verification ExpertJob Description:We are seeking an experienced Senior Engineer to perform front-end verification using UVM methodology. The ideal candidate will work closely with Systems and Software engineers on FPGA verification, ensuring seamless integration and optimal performance.The successful candidate will lead DFT related...


  • Singapore beBeeVerification Full time $125,000 - $175,000

    Senior Verification Engineer for Digital IC DesignJob Description:We are seeking a highly skilled Senior Verification Engineer to join our team. The ideal candidate will have extensive experience in digital design verification, including SoC and IP block development.The successful candidate will be responsible for developing detailed test plans, creating...


  • Singapore beBeeDigital Full time $900,000 - $1,200,000

    Job OpportunityAs a Senior Engineer, you will play a pivotal role in the digital IC design verification process. Your primary responsibilities include:Verifying digital designs using UVM methodology.Collaborating with Systems and Software engineers on FPGA verification projects.Leading DFT related activities - Scan Insertion, ATPG, Pattern Validation.Working...


  • Singapore beBeeVerification Full time $90,000 - $120,000

    IC Design Engineer Job Opportunity As a key member of our team, you will be responsible for designing and verifying complex integrated circuits. Develop and review test plans based on IC design specifications Create constrained-random verification environments for complex DUTs Develop and modify testbenches and test programs using UVM-SV for pre-silicon...


  • Singapore beBeeVerification Full time

    Job Opportunity: "> We are seeking a highly skilled Design Verification Engineer to lead the design verification process for our US Global Semiconductor IC designs. "> About the Role: "> The successful candidate will be responsible for developing and implementing advanced coverage-driven verification methodologies, leading complex SoC verification...


  • Singapore beBeeVerification Full time $150,000 - $200,000

    Job DescriptionDigital IC Design Verification plays a pivotal role in the development of innovative technologies. We are seeking an experienced Senior Engineer to perform front-end verification using UVM methodology.The ideal candidate will work closely with Systems and Software engineers on FPGA verification, ensuring seamless integration and optimal...


  • Singapore beBeeVerification Full time

    Job Description Digital IC Design Verification plays a pivotal role in the development of innovative technologies. We are seeking an experienced Senior Engineer to perform front-end verification using UVM methodology. The ideal candidate will work closely with Systems and Software engineers on FPGA verification, ensuring seamless integration and optimal...