NPU ASIC IC Design Engineer Entry-Level

1 week ago


Singapore EXPEDERA R&D PTE. LTD. Full time
Roles & Responsibilities

RESPONSIBILITIES INCLUDE, BUT ARE NOT LIMITED TO:

  • Develop HW microarchitecture, RTL design and verification for Expedera AI accelerators (Silicon IP)
  • Explore HW design space power/performance/area optimization
  • Collaborate with HW/SW architects in HW/SW co-design
  • Execute with DevOps for quality assurance


REQUIRED QUALIFICATIONS AND EXPERIENCE:

  • Bachelor's degree or equivalent in a relevant field such as electrical engineering, computer science
  • Graduating Masters are welcome
  • Familiarity with Verilog, Python, Linux


PREFERRED QUALIFICATIONS AND EXPERIENCE:

  • SystemVerilog, Univeral Verification Methodology
  • C++
  • Git, Jenkins, Continuous Integration/Continuous Delivery, JIRA
  • Machine Learning/Deep Learning
  • GPUs, AI accelerators/NPUs, FPGAs

Tell employers what skills you have

Machine Learning
Git
Natural Language Processing
Architects
UVM
JIRA
RTL Design
FPGA
VCS
Python
SystemVerilog
ASIC
System Verilog
Debugging
Verilog
Electrical Engineering
Linux
Integrated circuits
C++

  • Singapore OMNIVISION TECHNOLOGIES SINGAPORE PTE. LTD. Full time

    Roles & ResponsibilitiesResponsibilities Develop design requirements of an NPU given system level specifications. Being part of modelling the performance of the NPU module and its data transaction throughput. Microarchitecture design and RTL coding using Verilog / System Verilog HDL for various sub-blocks of the NPU. Understanding the mathematics of...


  • Singapore OMNIVISION TECHNOLOGIES SINGAPORE PTE. LTD. Full time

    Roles & ResponsibilitiesResponsibilities Develop design requirements of an NPU given system level specifications. Being part of modelling the performance of the NPU module and its data transaction throughput. Microarchitecture design and RTL coding using Verilog / System Verilog HDL for various sub-blocks of the NPU. Understanding the mathematics of...


  • Singapore AAC TECHNOLOGIES PTE. LTD. Full time

    Roles & ResponsibilitiesResponsibilities: The Mixed-Signal IC (MEMS Interface) Design Engineer will be responsible for the design and development of capacitive and/or piezoelectric MEMS interface ASICs, including the required amplifiers, ADCs, filters and control logic, with characteristic high impedance inputs, ultra low power, low noise circuits etc . ...


  • Singapore AAC TECHNOLOGIES PTE. LTD. Full time

    Roles & ResponsibilitiesResponsibilities: The Mixed-Signal IC (MEMS Interface) Design Engineer will be responsible for the design and development of capacitive and/or piezoelectric MEMS interface ASICs, including the required amplifiers, ADCs, filters and control logic, with characteristic high impedance inputs, ultra low power, low noise circuits etc . ...


  • Singapore REALTEK SINGAPORE PRIVATE LIMITED Full time

    Roles & ResponsibilitiesJOB DESCRIPTION· Discussion with system engineers on SoC architecture and feedback on optimization.· Work on SoC integration; system block development, e.g., power management, clock/reset, system register, test control, PinMux, etc;· Discussion with synthesis engineer and back-end engineer on design optimization.· SoC DFT...


  • Singapore REALTEK SINGAPORE PRIVATE LIMITED Full time

    Roles & ResponsibilitiesJOB DESCRIPTION· Discussion with system engineers on SoC architecture and feedback on optimization.· Work on SoC integration; system block development, e.g., power management, clock/reset, system register, test control, PinMux, etc;· Discussion with synthesis engineer and back-end engineer on design optimization.· SoC DFT...


  • Singapore ETHOS TECH ONE PTE. LTD. Full time

    Roles & ResponsibilitiesJob Descriptions Develop and Review Test Plan based on IC design specification Develop constrained-Random verification environment for complex DUT Develop/Modify Testbenches using UVM/SystemVerilog for Pre-Silion IP or SOCs Implement coverage matrix using cover point and assertion Create and debug tests for DUT Resolve bugs...


  • Singapore ETHOS TECH ONE PTE. LTD. Full time

    Roles & ResponsibilitiesJob Descriptions Develop and Review Test Plan based on IC design specification Develop constrained-Random verification environment for complex DUT Develop/Modify Testbenches using UVM/SystemVerilog for Pre-Silion IP or SOCs Implement coverage matrix using cover point and assertion Create and debug tests for DUT Resolve bugs...


  • Singapore AMLOGIC SINGAPORE PRIVATE LIMITED Full time

    Roles & ResponsibilitiesJob descriptions : Work on SoC/Subsystem define and integration. Work on IP developments, Perform Verilog/System Verilog RTL design to meet product specifications and requirements; Work with SW Engineer and HW Engineer on all aspect of SoC to optimise Silicon and board level design; Work on SoC system block development, e.g.,...


  • Singapore AMLOGIC SINGAPORE PRIVATE LIMITED Full time

    Roles & ResponsibilitiesJob descriptions : Work on SoC/Subsystem define and integration. Work on IP developments, Perform Verilog/System Verilog RTL design to meet product specifications and requirements; Work with SW Engineer and HW Engineer on all aspect of SoC to optimise Silicon and board level design; Work on SoC system block development, e.g.,...


  • Singapore REALTEK SINGAPORE PRIVATE LIMITED Full time

    Roles & ResponsibilitiesJOB DESCRIPTION· Work on SoC architecture discussion and optimization with architect; SoC integration; system block development, e.g., power management, clock/reset, system register, test control, PinMux, etc;· Work on SoC floorplan with architect and APR; SoC power check; SoC timing constraints and review support; SoC DFT support;...


  • Singapore REALTEK SINGAPORE PRIVATE LIMITED Full time

    Roles & ResponsibilitiesJOB DESCRIPTION· Work on SoC architecture discussion and optimization with architect; SoC integration; system block development, e.g., power management, clock/reset, system register, test control, PinMux, etc;· Work on SoC floorplan with architect and APR; SoC power check; SoC timing constraints and review support; SoC DFT support;...


  • Singapore ETHOS SEARCH ASSOCIATES PTE. LTD. Full time

    Roles & ResponsibilitiesJob Descriptions Develop and Review Test Plan based on IC design specification Develop constrained-Random verification environment for complex DUT Develop/Modify Testbenches using UVM/SystemVerilog for Pre-Silion IP or SOCs Implement coverage matrix using cover point and assertion Create and debug tests for DUT Resolve bugs with...


  • Singapore ETHOS SEARCH ASSOCIATES PTE. LTD. Full time

    Roles & ResponsibilitiesJob Descriptions Develop and Review Test Plan based on IC design specification Develop constrained-Random verification environment for complex DUT Develop/Modify Testbenches using UVM/SystemVerilog for Pre-Silion IP or SOCs Implement coverage matrix using cover point and assertion Create and debug tests for DUT Resolve bugs with...


  • Singapore REALTEK SINGAPORE PRIVATE LIMITED Full time

    Roles & ResponsibilitiesJOB DESCRIPTION· Work with system engineers on timing requirements and feedback on optimization.· Work on SoC timing constraint, synthesis and timing closure.· Work on power structure, eg. Isolation of power domains, level-shifter crossing voltage domains· Conduct formal verification for release comparison.· Support back-end...


  • Singapore REALTEK SINGAPORE PRIVATE LIMITED Full time

    Roles & ResponsibilitiesJOB DESCRIPTION· Work with system engineers on timing requirements and feedback on optimization.· Work on SoC timing constraint, synthesis and timing closure.· Work on power structure, eg. Isolation of power domains, level-shifter crossing voltage domains· Conduct formal verification for release comparison.· Support back-end...


  • Singapore ANTER RECRUITMENT PTE. LTD. Full time

    Roles & ResponsibilitiesOur clien is looking a experience analog chip designer engineer, this candidate must have at least 3 year work experience in similar role. Your job responsiblities are:-Use simulation tools to predict circuit behavior, identify potential issues. - Design and develop high performance digital standard cell libraries tailored to meet...


  • Singapore ANTER RECRUITMENT PTE. LTD. Full time

    Roles & ResponsibilitiesOur clien is looking a experience analog chip designer engineer, this candidate must have at least 3 year work experience in similar role. Your job responsiblities are:-Use simulation tools to predict circuit behavior, identify potential issues. - Design and develop high performance digital standard cell libraries tailored to meet...


  • Singapore AAC Technologies Full time

    Mixed Signal Design Engineer - Sigma-Delta Responsibilities : The Mixed-Signal IC (MEMS Interface) Design Engineer will be responsible for the design and development of capacitive and/or piezoelectric MEMS interface ASICs, including the required amplifiers, ADCs, filters and control logic, with characteristic high impedance inputs, ultra low power, low...


  • Singapore XILINX ASIA PACIFIC PTE. LTD. Full time

    Roles & ResponsibilitiesTHE ROLE:AMD is seeking a talented, motivated and self-driven digital design engineer to be part of the SerDes Technology group. You will be part of the team developing SerDes/Transceiver designs and solutions. The role involves work on all aspects of the FPGA/ASIC digital design flow including architectural specification, test...